2

Characterisation of Defects Induced by Ion-implantation Processing of P⁺N Shallow Junction Devices.

4

3

5 Abstract.

The DLTS technique was used to characterise defects induced by ion-implantation processing 6 7 in P⁺N shallow junction devices. BF₂ implantation was carried out on silicon diodes prearmophized by Ge at different energies. The variation of implantation energy and its effects 8 9 on the type of defects generated and concentration of those defects across the devices were 10 evaluated. From an electronic point of view, defects were categorised into two groups - that 11 is shallow level and deep level defects. The results revealed that the higher the implant energy the more defects, of both types, generated in the device. Effectively, concentrations of 12 13 both shallow and deep level defects in the devices increased as implant energy increased from 30 to 150 keV. The results also reveal that for low implant energy (30 keV) the defects are 14 15 mainly the shallow level type and defect concentration decreases with depth below junction. 16 High energies (60 and 150 keV) show constant defect concentration across the sample 17 thickness or depth.

18 Keywords: Transient Spectroscopy, Ion-implantation, Deep level defects, Shallow level19 defects.

20 1.1. INTRODUCTION

The emerging "miniaturized" technology in the electronic industry is manufacturing
miniaturized semiconductor devices to improve speed, reduce power consumption and allow

for more dense packing of transistors on chips [1,2]. A semiconductor device is a system 23 composed of manifold materials and whose functionality depends on the contacts between 24 these materials [3]. Virtually for all semiconducting devices the source material has to 25 26 undergo numerous fabrication processes to achieve desired electrical, optical, and other 27 functional properties. Concomitantly, those fabrication steps introduce defects in the semiconductor lattice. Even modern processing techniques, such as semiconductor growth, 28 29 plasma etching, annealing, metallization, particle irradiation and doping (through ion 30 implantation and thermal diffusion) are known to introduce imperfections into the crystalline 31 structure of the semiconductor [4,5]. Hence, semiconductor materials, like all other materials, 32 exhibit different types of defects traceable to the fabrication processes they would have gone 33 through [6]. Generally, the electronic industry is particularly concerned with two types of 34 electronically active defects found in semiconductors - namely, shallow level defects and 35 deep level defects (i.e. shallow levels and deep levels). Deep levels have highly localized wave functions, are found deeper in the bandgap than dopant levels, have higher ionization 36 37 energies resulting in reduced contribution to free charge carriers, and can act as traps or recombination centres in semiconducting materials depending on the capture cross-section of 38 39 the electrons and holes. The traps reduce free carriers in semiconductors while recombination centres introduce generation-recombination currents in rectifying devices. The trap-induced 40 carrier reduction can be positively utilised to form areas of high resistivity for device 41 42 isolation [7]. On the other hand, the shallow levels are sited near the valence-band for acceptors and near the conduction-band for donors and are ionized at room temperature (i.e. 43 have low ionization energies). They are normally induced by presence of impurity elements 44 45 used as dopants in semiconductor and provide free carriers to form n-type or p-type 46 semiconductor [7]. All types of defects can have positive or negative effects on the 47 performance of the materials or devices and more often a combination of both effects. Hence,

48 it is not uncommon for some controlled amounts and types of defects to be deliberately 49 introduced into material crystalline structures to enhance or induced some desirable attributes. However, as already highlighted, in most cases defects are arise inadvertently 50 51 manufacturing processing. In the electronic industry, some common negative impacts of defects include, the action of deep levels as recombination centres shortening non-radiative 52 53 lifetime of charge-carriers in solar cells [7]; reduction of light emission efficiency, 54 decreasing diffusion length and reduction of breakdown voltage in diodes; parasitic 55 capacitances and early failures and redundant leakage current in p-n junction devices [8, 9, 56 **1,10**]. The positive scenarios include absorption of low energy photons in the semiconductor 57 band-gap (that is, enhancement or creation of impurity photovoltaic effect), especially by 58 controlled induced of defects; and acting as efficient recombination centre in fast switching 59 silicon power devices [11]. Ion implantation has been an industrial-oriented approach for 60 junction doping and formation because of its high reproducibility and precise control in 61 dopant distribution and dose [12]. However ion implantation forms various defect types resulting from the precipitation of large amounts of Si interstitials and vacancies generated 62 during the implantation process. Ion implantation defects just below the amorphous/ 63 crystalline interface in amorphising implants are known as End of Range defects [1]. Boron is 64 implanted into silicon both as a dopant and to create dislocation loops which subsequently 65 66 introduce local strain field. The formation of dislocation loops modifies the band structure and provides spatial confinement of the radiative carriers reducing the probability of non-67 68 radiative recombination [13].

Suffice to say, defect-free semiconductors are hardly ever exploited in the electronic industry In practice, pure semiconductor crystals do not exist and real crystals always deviate from their presumed perfect structures and/or behaviours due to presence of defects. Generally, in semiconductors, defects give rise to an energy band in the band-gap, but the predominant 73 impacts of any defect depends on the material, the nature of defect and the material property 74 under consideration. Therefore, knowledge of characteristics of defects to achieve the desired 75 property of any semiconductor device is essential in design and fabrication of the device [14]. 76 Actually, the miniaturisation of semiconductor devices, has even made the devices more sensitive to presence of defects in very minute concentrations. Therefore, it has also become 77 78 even more imperative to identify and control the defects in semiconductor substrates, so as to 79 reduce or eliminate those that are detrimental while retaining or enhancing those that are 80 beneficial [5]. The use of traditional optical techniques in studying semiconductors defects, 81 especially deep level defects, is now known to have serious limitations. The more modern 82 techniques, such as the Deep Level Transient Spectroscopy (DLTS) technique have become 83 the methods of choice for studying and characterising defects in semiconductors. The DLTS 84 technique, first described by Lang, is a powerful, sensitive, and non-destructive spectroscopic 85 junction capacitance method [2,15]. The technique can measure defect concentrations down to as low as 1 defect per 10^{10} silicon atoms, while in good samples it can also detect traps 86 down to 10^8 mc^{-3} [16]. Furthermore, DLTS analyses can reveal crucial information about the 87 88 nature (e.g. energy position in band-gap) as well as the effects of the defects [17]. As such, 89 DLTS is one of the few techniques currently capable of probing the traps in the band-gap 90 introduced by ion implantation of dopants. The other major advantage of the technique is its 91 compatibility to various kinds of space-charge-based devices across a wide spectrum, from 92 simple Schottky barrier diodes (SBD) and p-n junctions which are a key requirement in 93 production of semiconductor devices [18] and metal-oxide-semiconductor (MOS) structures 94 to more complex device structures [19]. It is worth emphasizing that the DLTS technique 95 operates on the principle of energy levels of the deep level traps being affected by the 96 bending of the energy bands at the interface between the two materials for instance 97 semiconductor or sample and metal contact. The metal-semiconductor interface forms a 98 Schottky barrier diode, and the traps are filled or emptied by varying the extent of the band 99 bending applied biases. That variation has an effect on the capacitance of the diode which can 100 be measured together with the analysed signal to evaluate the concentrations and 101 characteristic of defects present in a material [17]. The main objective of this research was to 102 identify and characterise defects introduced by ion-implantation fabrication of P⁺N shallow 103 junction devices using the DLTS technique.

104 2. METHODOLOGY

105 **2.1. Sample Source and Specifications.**

106 Fabrication and measurements for the diodes were done at the Laboratoire d'Analyse et 107 d'Architecture de Systems (LAAS-LNRS) in France; and the diodes were fabricated as 108 outlined by R. Duffy et al [20]. Four types of Cz silicon (100) rectangular diodes, labelled 109 P21, P16, P10, and P06, whose structures shown in Fig. 1 below, were used in this 110 investigation. The pn-junction devices were formed by implanting 15keV BF_2 in the n-type Si 111 substrate. The reference sample P21, had a P^+ region formed by BF₂ implantation followed by 112 annealing at 950°C for 15 seconds. The other three sample diodes, P06, P10 and P16, were 113 initially subjected to implantation with pre-amorphized Germanium (Ge) at different depths 114 and then followed same treatment as P21, forming P^+N junctions. Post-implantation 115 annealing was done at high temperature to eliminate the implantation induced defects and to 116 activate implanted impurity [12,21]. Table 1 gives a detailed summary of these samples' 117 implantation conditions, junction depths and amorphous/crystalline (a/c) depths. The substrate (n-region), $N_d = 2 \times 10^{15} \ cm^{-3}$. Different sizes were used for each sample PL1, 118 119 PL2, PL3, PL4 and PL5 as tabulated in Table.2

120

121 Table.1: Sample details for P⁺N junction diodes

Sample	Implantation Conditions	Junction	a/c depth
ID		Depth(nm)	(nm)
	All annealed at 950°C / 15s after implantation		
P21	$BF_2 15 \text{ keV } 10^{15} \text{ cm}^{-2} \text{ (only)}$	80	0
P16	Ge 30 keV 10^{15} at. cm ⁻² + BF ₂ 15 keV 10^{15} at. cm ⁻²	70	50
P10	Ge 60 keV 10^{15} at. cm ⁻² + BF ₂ 15 keV 10^{15} at. cm ⁻²	65	80
P06	Ge 150 keV 10^{15} at. cm ⁻² + BF ₂ 15 keV 10^{15} at. cm ⁻²	50	180

122

123 Table.2: Diode identity (ID) and the corresponding area and perimeter.

Diode Size ID	Area (μm^2)	Perimeter (<i>mm</i>)
PL1	39900	1.030
PL2	108150	1.355
PL3	327850	2.450
PL4	1013100	4.528
PL5	3136900	7.480

124



125

Fig. 1: Schematic diagrams of diode structure showing the position of the EOR defects with respect to junction depth.

Prior to deposition of Schottky contacts, the samples were degreased in boiling trichloroethylene and rinsing was done using boiling isopropanol and de-ionised water.
Titanium (Ti) was used as the metal contact. Standard lithography and etching was then applied.

132 **2.2. Experimental Work**

133 The DLTS system was automated using LABVIEW and operated in I-V and C-V 134 measurements. Measurements were carried out under the following conditions: forward-bias 135 voltage was varied from 0V to 1V, reverse-bias voltage was from 0V to -10V, time window was set at 12.5 ms and rate window of 12.5 s⁻¹ was applied. The DLTS system consisted of 136 137 the following key components: a cryostat in which the sample is attached, with temperature 138 controlled by a Lake Shore 340 temperature controller; a fast 1MHz range Boonton 7200 139 capacitance meter with 100mV, 1Mhz alternating current voltage to monitor thermal 140 emission after excitation by a pulse generator - he Boonton 7200 has a quick response and a 141 recovery time of less than 50µs after overload condition [22]; and a pulse generator to supply 142 a filling pulse to the sample which is followed by a constant quiescent reverse bias during 143 which the capacitance of the sample is observed. In addition, an Agilent 33120A pulse generator supplied the main timing signal and drove fast pulse switches and lasers. 144

Apart from the above ready-made instruments, reed relays with short switching times (<0.1ms) and minimal contact bounce were applied to connect the pulse generator directly to the sample while disconnecting the meter simultaneously. The settings were such that a sample was kept connected by setting the timing of the reed relays such that the capacitance meter was only disconnected once the pulse generator was connected and there was no 150 contact bounce from the relay. In a like manner after pulse application, the pulse generator 151 was disconnected after the capacitance meter reconnection. The circuit accommodated pulses 152 as short as 50 ns to pass without considerable alteration. An accurate trigger was required for 153 the multimeter to start measuring and ensuring that the same reference point is used for all 154 measurements. Additionally, when filling pulses of different lengths are applied, the 155 multimeter should always be triggered at an instant relative to the trailing edge of the filling 156 pulse. The derivative of the filling pulse was triggered using voltage follower as a buffer 157 connected to a differentiator. The output of the differentiator was fed into a voltage 158 comparator followed by a monostable timer to eliminate false triggering due to oscillations 159 after the initial trigger pulse. The multimeter and an oscilloscope (set up trouble-shooter) 160 were triggered by the output of this circuit. Data was transferred during measurements from 161 the multimeter top the computer in real time by (General Purpose Interface Bus) GPIB 162 interface. The maximum transfer rate required for measurements was 200kB/s. The high 163 transfer rate was achieved by using Windows and Lab View to control and programme all 164 measuring instruments. The required DLTS pulse to the arbitrary waveform generator was 165 downloaded by the software. Sampling rate, resolution and aperture time settings were set on 166 the multimeter and the averaged acquired signal was saved to disk. The smoothed capacitance 167 data gave DLTS spectra by simulating the action of a lock-in amplifier being swept over a 168 frequency range. The DLTS signal was obtained using

$$S(\tau) = \frac{1}{\tau} \int_0^{\tau} C(t) \sin\left(\frac{2\pi t}{\tau}\right) dt$$

Sigma Plot was used for further manipulation of the signal such as subtraction and peak
detection. Fig 2, below is an over simplified block diagram of the above describe DTLS
system setup.





173 Fig. 2: A block diagram of the DLTS system showing the main components [22]

174 3. RESULTS AND DISCUSSION

175 **3.1. Defects characterisation**

Fig 3 below, are the DLTS spectra for reference sample (P21) and the three experimental samples - P06, P10 and P16. The DLTS spectrum gives positive and negative peaks for electron trap (defect) and hole trap (defect), respectively. The positive DLTS signals (Fig 3) indicate deep levels which are majority carrier (electron) traps in the n-region. The reference sample shows only one defect level E (0.24), which is an electron trap located 0.24 eV below the conduction band. The defect level E (0.24) appears as a shoulder in the experimental samples, especially in samples P06 and P10.



183

184

Fig 3: DLTS spectra for P21, (P06), (P10) and (P16)

185 Two new electron traps - E (0.20) and E (0.42) - absent in the reference sample, are observed 186 in in all the three experimental samples. These electron traps E(0.20), E(0.24) and E(0.42) are 187 electrically active defects present, and have the potential to affect the parameters of the 188 substrate/ semiconductor and affect the fabricated electronic device. This is of interest 189 because the reference (un-implanted) sample has a junction depth zero - no amorphous/ 190 crystalline was formed but the other 3 samples irradiated with Ge had amorphous/crystalline 191 region at different depths depending on implantation energy. The signal height has the same 192 order of magnitude for all the samples although they were subjected to different Ge 193 implantation energies.

Of key significance is the defect level E (0.42), particularly for two following reasons.
Firstly, it is of it is close to the Si mid-bandgap (0.6 eV), which increases probability of it

196 being electron-hole recombination centre. Secondly, it was not present in the reference 197 sample, but only in all the other samples, hence, it is clearly as result of Ge ion implantation. 198 The increasing height which is proportional to defect concentration, therefore Ge implants 199 energy shows some direct correlation with defects concentration. The defect level E(0.42) is 200 can only be associated with Ge implantation since it is not observed in P21. The defect 201 intensity as denoted by peaks (Fig. 3) and defect concentration (Table 2) increases with 202 increasing implantation energy. Also, the increase in concentration with accelerating voltage 203 of implantation indicates that the defects are end of range dislocation loops. The formation of 204 end of range dislocation loops could be attributed the amorphising implants creating a large 205 number of Si interstitials beyond the amorphous/crystalline interface which upon annealing 206 precipitates into extended defects-loops. The fact that the defect concentration increases with 207 implantation energy is also a reflection of a concomitant increase in the number of interstitial 208 Si involved in the end of range defects as the implant energy increases. The high 209 concentration of excess self-interstitial Si introduced by implant energies is responsible for 210 the displacement of a/c interface. Furthermore, the end of range defects location depth also 211 increases with increase in implant energy indicating that the damage caused by higher energy 212 implants extends more deeply with an effect of pushing down the a/c interface.

A plot of defect concentration against depth below the junction for dominant level E(0.42) is presented in Fig. 4. The plot reveals that the concentration of the defects varies marginally with depth below junction when high implantation energies (such as 60 keV and 150 keV) are used, while the concentration and depth below junction have an inverse relationship when low energies (such as 30 keV) are used. On the other hand, the defect concentration increases with increase in implant energy for all samples and all depths. It is also apparent that high implant energy or greater acceleration voltages for the implants cause more damage in the 220 deeper regions of the sample while damage cause by low implant energy is much smaller in



222





Effectively, low implant energies mainly generates shallow level defects. On the other hand, high implant energies generate both shall and deep level defects and in both cases ate relatively higher proportions compared to low energies.

228 4. CONCLUSION



- 230 with applied the Ge implant energy. The induced defects were largely end of range
- 231 dislocation loops. The relationship between current density and defect concentration was
- shown to be directly proportional. Furthermore, the study also showed high implant energy to
- 233 cause more damage in the deeper regions of the sample.
- 234 **5. REFERENCES**

- F. Cristiano, Ion implantation-Induced extended defects: structural investigations and
 impact on Ultra-Shallow Junction properties, 2013.
- 237 2. E. G. Seebauer, Defect engineering in metal oxide via surfaces, University of Illinois,
 238 2014.
- 3. Y. Tseng, Interfaces and Junction in Nanoscale Bottom Up Semiconductor Devices,
 2009.
- 4. B. G. Svernsson and L. Vines, Nanostructuring of Si and Zinc by ion irradiation;
 electrical characterization, 2010.
- 243 5. C. Nyamhere, Characterisation of process and radiation induced defects in Si and Ge
- using conventional deep level transient spectroscopy (DLTS) and Laplace-DLTS, 2009
- 245 6. J. Piprek, Semiconductor optoelectronics Devices: Introduction to Physics, 2003.
- 246 7. C. Bonafos, D. Mathiot and A. Claverie, Journal of Appl. Phys. 83 (1998) 3008.
- 247 8. J. Schmidt and K. Bonde, Phys. Rev. B 69 (2004).
- 248 9. E. Simeon, C. Claeys and J. Vanhellemont ,Defect Analysis in Semiconductor Material
- Based on p-n junction Diode Characteristics, 2007.
- 250 10. R. Duffy, M. Maryan and R. Yu, Processing of germanium for integrated circuits, 2014.
- 251 11. K. Mistry and B. Doylee, IEEE Circuits and Devices, 1995.
- 252 12. W. C. Jung, A Study on Distributions of Boron Ions Implanted by Using B and BF₂ Dual
- 253 Implantations in Silicon, 2010.
- 254 13. D. D. Berhanuddin, Generation and characterisation of the carbon G-centre in silicon,
- 255 <mark>2015</mark>.
- 256 14. E, Cortina, modified by A. Sfyrla: TPA-Electronique, University of Geneva.
- 257 15. D. D. Johnson, Thermal and Mechanical Properties of Materials, 2005.
- 258 16. J.D Plumer et al. Material and process limits in silicon VLSI technology, Proc. IEEE, Vol
- 259 89, No. 3, March 2001

- 260 17. D. V. Lang, J. Appl. Phys.45(7) (1974) 3032.
- 261 18. P. N. Okholin, V.I. Glotov, A.N. Nazarov, V.O.Yuchymchuk, V. P. Kladko, S.B. Kryvyi,
- 262 P.M. Lytvyn, S.I. Tiagulskyi, V.S. Lysenko, M. Shayesteh and R. Duffy, RF Treatment of
- shallow ion-implanted layers of germanium, 2015.
- 264 19. M. Lay, Deep Level Transient Spectroscopy Laboratory Notes, 2004.
- 265 20. W. E. Meyer Deep Level Transient Spectroscopy, University of Pretoria, 2007
- 266 21. R. Duffy and M. Shayesteh, in Proceedings of the International Workshop on junction
- 267 Technology (IWJT), 2014.
- 268 22. V. Quemener, Advanced Characterization Methods Deep level transient spectroscopy
- 269 (DLTS), University of Oslo, 2013
- 270
- 271