

A Novel Multiplier using Vedic Mathematics and Booth Encoding

Srividya B V¹, T Kiran Kumar²

^{1,2}Assistant Professor, Dept of Telecommunication, Dayananda Sagar College Engineering, Bangalore, India

ABSTRACT:

In this paper a comparative study of multiplier is done for speed. The concept used in the proposed algorithm is the combination of "UrdhvaTiryagbhyam" algorithm and Booth encoding for performing multiplication. The "UrdhvaTiryagbhyam" algorithm is an ancient Indian Vedic mathematics, which is used for multiplication to improve the speed and area [1]. The multipliers based on the concept of Booth encoding are compact and have significantly a higher speed when compared to their non encoded counterparts [6]. The approached architecture for a multiplier uses Booth encoder, Vedic Multiplier, along with parallel adders. The coding for the proposed multiplier is carried out using the hardware descriptive language namely VHDL. Subsequently the code is simulated and synthesized using Xilinx ISE 10.1 software. This multiplier is implemented on Spartan 3 FPGA devices XC3S50- 5pq208. The performance metrics for comparing the Booth encoded multiplier and the Vedic multiplier is the speed of operation and the device utilization summary, when both the algorithms are implemented on FPGA. It has been observed that the proposed design has speed improvements as compared to the other multipliers.

Keywords: *Vedic Multiplier, Booth Encoding, Multiplier, Multiplication, VHDL, FPGA, Synthesis*

1. INTRODUCTION

Many digital signals processing operation requires several multiplication and for the same, we need very fast multiplier for a wide range of requirements for hardware and speed. Vedic mathematics was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). The Multiplier Architecture is based on the Vertical and Crosswise algorithm of ancient Indian Vedic Mathematics. Vedic mathematics simplifies and optimizes the conventional mathematical algorithm.

For serial multiplication, Booth encoding based multipliers was proposed. In this method, the partial products are generated by choosing a pair of digits along with the most significant digit from the preceding pair. The multiplier is encoded using radix-2 or radix-4 Booth algorithm [2]. The advantage of Booth encoding is that it generates only half of the partial products in comparison to the other multipliers. However the benefit comes from speed hardware trade off.

We have developed a new architecture using "Urdhva Tiryakbhyam" Sutra and Booth encoding. The final parallel adders implemented in the proposed architecture reduce propagation delay significantly. It is believed that our architecture may set new path for future research.

An organization of this paper is as: section 2 describes the Vedic multiplier using "Urdhva Tiryagbhyam" sutra. Section 3 describes the multiplier using Booth Encoding algorithm. Section 4 shows proposed architecture using carry save adders for 4 bit multipliers. Section 5 describes results, comparison with the Booth encoded multiplier and Vedic multiplier. Conclusion and references are given in section 6 and 7 respectively.

2. VEDIC MULTIPLIER USING 'URDHVA TIRYAGBHYAM'SUTRA.

The "Urdhva Tiryagbhyam" Sutra [1] is a general multiplication formula applicable to all cases multiplication. "Urdhva" and "Tiryagbhyam" words are derived from Sanskrit literature. "Urdhva" means "Vertically" and "Tiryagbhyam" means crosswise.




Figure 1: Line Diagram for multiplication of two 4-bit numbers

To illustrate the multiplication algorithm for binary let us consider a multiplication of two binary numbers $a_3a_2a_1a_0$ and $b_3b_2b_1b_0$. The parallelism in generation of partial products and their summation is explained in Figure 1.

3. BOOTH ENCODING

In array multipliers, the computation of the partial products is based on considering one bit of the multiplier at a time. An n -bit by n -bit array multiplier requires ' n ' half adders and ' $n(n-2)$ ' full adders. Hence it can be observed that the number of adders have increased quadratically with an increase in the size of the multiplier.

Booth encoding method was proposed to expedite the serial multiplication. In this method, the Partial products are generated by considering a pair of digits along with the most significant digit from the preceding pair. The multiplier represented as (X) is decoded into distinct select lines and driven across the row, where partial products are generated. These select lines control Booth selectors that choose the appropriate multiple of Y for each partial product. In case of negative numbers, the negative partial products are sign extended in order to be summed precisely. The Booth encoded multipliers are compact and faster compared to the other popular multipliers [6].

X is the multiplicand and Y is the multiplier. Every Addition/Subtraction/NOP is followed by right shift by 2 bits.

Multiplier (Y)	Encoding	Action to be taken
000	0	NOP
001	+1	Add X
010	+1	Add X
011	+2	Add X twice
100	-2	Add 2s complement of X two times
101	-1	Add 1s complement of X
110	-1	Add 1s complement of X
111	0	NOP

TABLE 1: Radix-4 Booth Encoding

The motivation for this work was obtained by making a survey of fast multipliers that could be used in encryption algorithms. In the survey, many authors have compared the Booth Multiplier with the Vedic Multiplier. It has been observed from the Survey that the delay of Vedic multiplier was 20% reduced in comparison to the Booth Encoded Multiplier.

Also in an NXN Vedic multiplier, 'n' bits of the multiplier are considered for generating the partial product. But since, Parallelism is involved in the generation of the partial products. Vedic multiplier is found to have a lower delay.

Whereas in an NXN Booth encoded multiplier, only 'n/2' bits of the multiplier are considered for generating the partial product. But the partial products are generated serially.

In the proposed algorithm, the multiplier is encoded using Booth encoding, in order to reduce the number of multiplier bits to 'n/2'. In addition to this, Parallelism is also involved in the generation of the partial products. Hence the benefits of the Vedic multiplier and that of the Booth encoder are combined together in order to further reduce the delay.

4. PROPOSED ARCHITECTURE

Figure 2 shows the proposed architecture for multiplication of N bit binary number using Booth encoding and Vedic mathematics.

In the proposed architecture the N bit multiplier is encoded into a N/2 bit multiplier using radix 4 Booth encoding. To illustrate with an example, let us consider 4 bit multiplication:




Figure-2: Proposed Architecture

The multiplicand X is represented as $X_3 X_2 X_1 X_0$ and the multiplier Y is represented $Y_3 Y_2 Y_1 Y_0$. By applying the Booth encoding technique, the multiplier Y gets encoded as Y_{N1} and Y_{N0} .

122 With the new encoded multiplier all the partial products are computed parallely using the Vedic
 123 multiplier. After the application of “Urdhva Tiryakbhyam” Sutra and Booth encoding the partial
 124 products obtained are


125
 126 $P0 = X0 \ YN0$
 127 $P1 = X1 \ YN0$
 128 $P2 = X2 \ YN0 + X0 \ YN1$
 129 $P3 = X3 \ YN0 + X1 \ YN1$
 130 $P4 = X2 \ YN1$
 131 $P5 = X3 \ YN1$

132
 133 The encoding of the partial products after the application of both the algorithms is
 134 discussed in Table -2.

Partial Products (P5 to P0)	Encoded Values (PE)
0	0000
1	0001
2	0010
3	0011
4	0100
-4	1100
-3	1101
-2	1110
-1	1111

135
 136
TABLE -2: Encoded Values

137
 138 The encoded values for each of the partial products
 139 P5 to P0 are PE5 PE4 PE3 PE2 PE1 PE0.
 140 Figure 3 and 4 shows the final product obtained after the encoded values are
 141 shifted and fed to the Parallel adder.



142
 143
Figure-3: Parallel addition of encoded values.

144
 145 From Figure 3, it is shown that PE0, PE2 and PE4 are sign extended by one bit. Where as
 146 PE1, PE3 and PE5 are left shifted by one bit position before applying to the 5 bit parallel
 147 adder.

148
 149 Figure-4 shows the final product obtained from the 8bit parallel adder. The 8bit parallel
 150 adder takes 3 bit sign extension of Sum0 along with twice left shifted and 1 bit sign extension
 151 of Sum1. The second stage parallel adder gets its input from the first stage sum and also four
 152 times left shifted Sum2.




Figure-4: Addition for Final Product

This proposed architecture reduces the delay considerably compared to both Booth encoding algorithm [5] and Vedic Mathematics algorithm [3]. The carries generated by the individual parallel adders are not passed on to the next stage of adders.

To illustrate with an example: Let the first operand, the multiplicand be $X = x_3x_2x_1x_0 = (0101)_2 = (5)_{10}$; The second operand, the multiplier be chosen as $Y = y_3y_2y_1y_0 = (1010)_2 = (-6)_{10}$;

According to the proposed algorithms, the multiplier is encoded using Booth encoder as Y_{n0} and Y_{n1} . Y_{n0} and Y_{n1} are 3-bits in size.

$Y_{n0} = y_1, y_0, 0$ i.e zero is the least significant bit.

$Y_{n1} = y_3, y_2, y_1$.

According to the illustration $Y_{n0} = (100)_2$. Y_{n0} is encoded as (-2) according to Table 1.

Similarly, $Y_{n1} = (101)_2$. Y_{n1} is encoded as (-1) according to Table 1.

The encoded multiplier (Y_{n1}, Y_{n0}) and the multiplicand (X_3, X_2, X_1, X_0) are used to compute the partial products parallelly using the concept of Vedic multiplication.

$$P_0 = X_0 Y_{n0} = 1 * (-2) = (-2) = (1110)_2$$

$$P_1 = X_1 Y_{n0} = 0 * (-2) = 0 = (0000)_2$$

$$P_2 = X_2 Y_{n0} + X_0 Y_{n1} = (1 * -2) + (1 * (-1)) = (-2) + (-1) = (1101)_2$$

$$P_3 = X_3 Y_{n0} + X_1 Y_{n1} = 0 * (-2) + 0 * (-1) = 0 = (0000)_2$$

$$P_4 = X_2 Y_{n1} = 1 * (-1) = (1111)_2$$

$$P_5 = X_3 Y_{n1} = 0 * (-1) = 0 = (0000)_2$$

From Figure 3, it is shown that PE_0, PE_2 and PE_4 are sign extended by one bit. Whereas PE_1, PE_3 and PE_5 are left shifted by one bit position before applying to the 5 bit parallel adder.

$$\text{Sum0} = \text{Sign extended value of } PE_0 + \text{Left shifted value of } PE_1 = (11110)_2 + (00000)_2 = (11110)_2$$

$$\text{Sum1} = \text{Sign extended value of } PE_2 + \text{Left shifted value of } PE_3 = (11101)_2 + (00000)_2 = (11101)_2$$

$$\text{Sum2} = \text{Sign extended value of } PE_4 + \text{Left shifted value of } PE_5 = (11111)_2 + (00000)_2 = (11111)_2$$

From Figure 4, the 8bit parallel adder takes 3 bit sign extension of Sum0 along with twice left shifted and 1 bit sign extension of Sum1. The second stage parallel adder gets its input from the first stage sum and also four times left shifted Sum2.

Final Product is obtained in two stages: Stage a result + Stage b result

Stage a result: 3 bit sign extension of Sum0 along with twice left shifted and 1 bit sign extension of Sum1

$$\text{i.e. } (11111110)_2 + (11110100)_2 = (11110010)_2$$

Stage b result: Stage a result + four times left shifted value of Sum2.

$$\text{i.e. } (11110010)_2 + (11110000)_2 = (11100010)_2 = (-30)_{10}$$

Since, the most significant bit is 1; the final product is in the 2's complement form.
This yields the final product to be $(00011110)_2 = (30)_{10}$

5. RESULTS AND DISCUSSION

Table-3 shows comparison of the proposed architecture with Vedic Mathematics Multiplier [3] and Booth Encoding Multiplier [5].

Device Spartan2 XC3S50: 5pq208	4 X 4 Multiplier Using Vedic Mathematics	4 X 4 Multiplier Using Booth Encoding	4 X 4 Multiplier Using proposed Architecture
Delay	17.754 ns	22.209 ns	13.3 ns
Number of Slices	18/768	27/768	38/768
Number of LUTs	33/1536	33/1536	69/1536
Levels of Logic	9	14	7

TABLE-3: Synthesis Report

The proposed architecture for a N X N multiplier for a value of N = 4 is found to have a delay of 13.3 ns, with 8.168 ns for the logic and 5.132 ns for routing. The speed is optimized compared to Vedic Mathematics multiplier[3], which has 10.134ns for logic and 7.632 ns for routing and Booth Encoding Multiplier[5], which has 12.313 ns for logic and 9.896ns for routing, giving a delay reduction of 25% and 40 % respectively.

Simulation result:

The N x N multiplier, for N= 4, 8 is designed in VHDL and its functionality is being verified for all the possible input combination by writing test bench.




Figure 5. Simulation result for 4 bit proposed multiplier

Figure 5 shows 4 different values of the operands X and Y.

The first being $X = (0101)_2 = (5)_{10}$, $Y = (1010)_2 = (-6)_{10}$. The operand Y is encoded according to Table 1 as $YN0 = -2$ and $YN1 = -1$. The six partial products generated parallelly are PE0, PE1, PE2, PE3, PE4 and PE5. The final product is $(-30)_{10}$.

The second set of operands are $X = (0111)_2 = (7)_{10}$, $Y = (0111)_2 = (7)_{10}$. This generates the final product as 49. The operand Y is encoded as 2 and -1. The partial products are generated using the Vedic multiplier.

The Proposed algorithm is extended to perform multiplication on 8-bit operands. The Simulation results are shown in Figure 6.

X	01111111	01111111	11111111		01111111
Y	11111111	01111111		11111111	
YN0	-1	-1			
YN1	0	0			
YN2	0	0			
YN3	0	2		0	
PE0	11111	11111			
PE1	11111	11111			
PE2	11111	11111			
PE3	11111	11111			
PE4	11111	11111			
PE5	11111	11111			
PE6	11111	00001		11111	
PE7	00000	00010	00001	11111	00000
PE8	00000	00010		00000	
PE9	00000	00010		00000	
PE10	00000	00010		00000	
PE11	00000	00010		00000	
PE12	00000	00010		00000	
PE13	00000	00000	00010	00000	
FinalProduct	-127	16129	32385	-255	-127

Figure 6: Simulation Result for Proposed 8-bit multiplier

Figure 6 shows the ModelSim results for 8 bit proposed multiplier for $X = (11111111)_2 = (255)_{10}$, $Y = (01111111)_2 = (127)_{10}$, yielding a product of 32385 to base 10. The multiplier Y is encoded as 2, 0, 0, -1 using Booth encoding. The Partial products from PE0 to PE15 (PE14 and PE15 are missing in the figure, due to lack of clarity) are obtained using Vedic multiplier.

In another example $X = (01111111)_2 = (127)_{10}$, and $Y = (11111111)_2 = (-1)_{10}$ the product is $(-127)_{10}$. In Figures 5 and 6 each PEn is an encoded value. The proposed architecture assumes X to be an unsigned number and Y to be a signed number.

6. CONCLUSIONS

The proposed multiplier architecture which combines the benefits of Booth encoding and the benefits of Vedic multiplier shows speed improvements over multiplier architecture presented in Vedic mathematics [3] and Booth Encoding [5] individually. The $N \times N$ multiplier using the proposed architecture has resulted in delay reduction of 25% compared to Vedic Mathematics and 40% reduction in delay compared to Booth Encoded multiplier. It can be well suited for multiplication of numbers with more than 16 bit size.

This work can be further extended for area optimization and also usage of carry save adders can further reduce the delay.

REFERENCES

- [1] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho, "Multiplier Design based on Ancient Indian Vedic Mathematics", International SoC, Design Conference, Nov. 2008, pp.65-68.
- [2] Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, "Vedic mathematics", Motilal Banarsidass Publishers Pvt. Ltd, Delhi, 2009.

- 265
266 [3] Shamim Akhter " VHDL implementation of fast NxN multiplier based on Vedic
267 mathematic", Circuit theory and design 2007, ECCTD 2007, 18th European Conference,
268 Issue date 27-30 Aug. 2007, pg 472-475.
269
270 [4] Prabha S Kasliwal, BP Patil, DK Gautam, "Performance Evaluation of Squaring
271 Operation by Vedic Mathematics", IETE Journal of research, Year 2011, Volume 57, Issue
272 1, Pg 39-41.
273
274 [5] A.D. Booth, " A signed Binary Multiplication technique" Qarterly J. Mechan. Appl. Math.,
275 Vol IV, 1951
276
277 [6] David Villeger, Vojin G Oklobdzija, "Evalution of Booth Encoding Techniques for
278 Parallel Multiplier Implementation.
279
280
281 [7] Sushma R Huddar, Sudhir Rao, Kalpana M, Surabhi Mohan, " Novel high speed vedic
282 mathematics multiplier using compressors", 978-1-4673-5090-7/13/\$31.00 ©2013 IEEE, Pp No.
283 465-469
284
285
286 [8] Kapse, Pooja R, Komal M, "Review on a compressor design and implementation of
287 multiplier using Vedic mathematics" International Journal of advanced research in computer
288 and communication Engineering, Vol 6, Issue 2, February 2017, Pp No. 86-90

